My Account
Log in Registration
All
Cart
Highlights
Fiction Books
Non-Fiction Books
Children's Books
Rare Books
Music
DVD & Blu-Ray
Video Games
Category
Wishlists
Cart
All
Free US shipping over $10
Trustpilot
Proud to be B-Corp

Constraining Designs for Synthesis and Timing Analysis Sridhar Gangadharan

Constraining Designs for Synthesis and Timing Analysis By Sridhar Gangadharan

Constraining Designs for Synthesis and Timing Analysis by Sridhar Gangadharan

Reviews:
$114.69
Condition - New
Only 2 left
New

Summary

This book serves as a hands-on guide to timing constraints in integrated circuit design. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

Constraining Designs for Synthesis and Timing Analysis Summary

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) by Sridhar Gangadharan

This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

About Sridhar Gangadharan

Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx.

Sridhar Gangadharan is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

Table of Contents

Introduction.- Synthesis Basics.- Timing Analysis and Constraints.- SDC Extensions through Tcl.- Clocks.- Generated Clocks.- Clock Groups.- Other Clock Characteristics.- Port Delays.- Completing Port Constraints.- False Paths.- Multi Cycle Paths.- Combinatorial Paths.- Modal Analysis.- Managing Your Constraints.- Miscellaneous SDC Commands.- XDC: Xilinx Extensions To SDC.

Additional information

NLS9781489989161
9781489989161
1489989161
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) by Sridhar Gangadharan
Sridhar Gangadharan
New
Paperback
Springer-Verlag New York Inc.
2015-06-23
226
N/A
Book picture is for illustrative purposes only, actual binding, cover or edition may vary.
This is a new book - be the first to read this copy. With untouched pages and a perfect binding, your brand new copy is ready to be opened for the first time

Customer Reviews - Constraining Designs for Synthesis and Timing Analysis